<div dir="ltr">Actually, I wasn't aware of the description in Feature #651 and it's quite helpful. Thanks!!<div><br></div><div>I had figured out that the PMS channel pairs begin at 0xAF8A but not that there are flags for the PMS memories at 0x3032. </div><div><br></div><div>I'm basically replicating much of the the approach used in the FT-817/857 drivers for the PMS support. </div><div><br></div><div>I'll let everyone know when I have something to test. </div><div><br></div><div>73's,</div><div><br></div><div>Keith</div><div>KF7DRV</div></div><div class="gmail_extra"><br><div class="gmail_quote">On Sun, Oct 29, 2017 at 8:47 AM, Keith Klamm <span dir="ltr"><<a href="mailto:keithklamm@gmail.com" target="_blank">keithklamm@gmail.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><div style="word-wrap:break-word">Great to hear that there is work on this feature. You did not mention it but I suspect you know that ‘Feature #651’ in the Chirp bug tracker describes the memory map change (likely) required to implement PMS.<div><br></div><div>Count me as a potential volunteer to test your change.</div><div><br></div><div>73,</div><div><br></div><div>Keith</div><div>KG5OXV</div><div><div class="h5"><div><br></div><div><div><blockquote type="cite"><div>On Oct 28, 2017, at 7:03 PM, Keith Williamson via chirp_devel <<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.<wbr>danplanet.com</a>> wrote:</div><br class="m_5829786575031555064Apple-interchange-newline"><div><div dir="ltr">Hi,<div><br></div><div>I'm currently working on adding support for the PMS memories to the VX-8R/DR/GE. After that is complete and in the build, it will be great to have some others do additional testing. </div><div><br></div><div>As a second phase, I'll be looking at adding some of the other special memories. </div><div><br></div><div>73's,</div><div><br></div><div>Keith</div><div>KF7DRV</div></div><div id="m_5829786575031555064DAB4FAD8-2DD7-40BB-A1B8-4E2AA1F9FDF2"><br>
<table style="border-top:1px solid #d3d4de">
<tbody><tr>
<td style="width:55px;padding-top:13px"><a href="http://www.avg.com/email-signature?utm_medium=email&utm_source=link&utm_campaign=sig-email&utm_content=webmail" target="_blank"><img src="https://ipmcdn.avast.com/images/icons/icon-envelope-tick-green-avg-v1.png" alt="" width="46" height="29" style="width:46px;height:29px"></a></td>
<td style="width:470px;padding-top:12px;color:#41424e;font-size:13px;font-family:Arial,Helvetica,sans-serif;line-height:18px">Virus-free. <a href="http://www.avg.com/email-signature?utm_medium=email&utm_source=link&utm_campaign=sig-email&utm_content=webmail" style="color:#4453ea" target="_blank">www.avg.com</a>
</td>
</tr>
</tbody></table><a width="1" height="1"></a></div><div class="gmail_extra"><br><div class="gmail_quote">On Sat, Oct 28, 2017 at 4:24 PM, serialman via chirp_devel <span dir="ltr"><<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.<wbr>danplanet.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">Ray,<br>
<br>
Since I dont have the specs, is there any structure to these fields? Also, the vx8dr has atleast 50 pairs of pms registers, do you have<br>
the values for the rest of the registers?<br>
<br>
Thanks<br>
<br>
Chip<br>
<span><br>
On 10/28/2017 03:35 PM, ray c wrote:<br>
> Oh, you're talking about upper/lower PMS band memories. I looked into these and found locations, but each was 32 bytes and I didn't dig into what else was in them. The memory locations to start looking at are:<br>
> 0xaf6a = eai<br>
> 0xaf8a = L1<br>
> 0xafaa = U1<br>
> 0xafca = L2<br>
> 0xafea = U2<br>
><br>
> Ray<br>
><br>
</span><span>> On Sat, Oct 28, 2017 at 4:43 PM, ray c <<a href="mailto:rayslinky@gmail.com" target="_blank">rayslinky@gmail.com</a> <mailto:<a href="mailto:rayslinky@gmail.com" target="_blank">rayslinky@gmail.com</a>>> wrote:<br>
><br>
> On my VX-8G, this already works. It's covered by:<br>
><br>
> #seekto 0x2C4A;<br>
> struct {<br>
> u8 nosubvfo:1,<br>
> unknown:3,<br>
</span>> * pskip:1,*<br>
<span>> skip:1,<br>
> used:1,<br>
> valid:1;<br>
> } flag[900];<br>
><br>
> Common values are 0x3 (regular), 0x7 (skip), and 0xb (preferential). You can select it in the GUI by setting the skip column of a memory to P.<br>
><br>
> Ray<br>
><br>
><br>
</span><span>> On Sat, Oct 28, 2017 at 3:58 PM, serialman via chirp_devel <<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.danplane<wbr>t.com</a> <mailto:<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.d<wbr>anplanet.com</a>>> wrote:<br>
><br>
> Hi and good afternoon,<br>
><br>
> First, chirp is a Great program and it works great on Linux<br>
><br>
> I have a VX8dr and the program works great except that the PMS u/l memories are not set.<br>
><br>
> Does anybody have any directions on how to read parse and set these memories.<br>
><br>
> If anybody has this done, I would be willing to test.<br>
><br>
><br>
> Thanks<br>
><br>
> Chip<br>
><br>
><br>
> _____________________________<wbr>__________________<br>
> chirp_devel mailing list<br>
</span>> <a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.danplane<wbr>t.com</a> <mailto:<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.d<wbr>anplanet.com</a>><br>
> <a href="http://intrepid.danplanet.com/mailman/listinfo/chirp_devel" rel="noreferrer" target="_blank">http://intrepid.danplanet.<wbr>com/mailman/listinfo/chirp_<wbr>devel</a> <<a href="http://intrepid.danplanet.com/mailman/listinfo/chirp_devel" rel="noreferrer" target="_blank">http://intrepid.danplanet.com<wbr>/mailman/listinfo/chirp_devel</a>><br>
> Developer docs: <a href="http://chirp.danplanet.com/projects/chirp/wiki/Developers" rel="noreferrer" target="_blank">http://chirp.danplanet.com/pro<wbr>jects/chirp/wiki/Developers</a> <<a href="http://chirp.danplanet.com/projects/chirp/wiki/Developers" rel="noreferrer" target="_blank">http://chirp.danplanet.com/pr<wbr>ojects/chirp/wiki/Developers</a>><br>
<div class="m_5829786575031555064HOEnZb"><div class="m_5829786575031555064h5">><br>
><br>
><br>
______________________________<wbr>_________________<br>
chirp_devel mailing list<br>
<a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.danplanet<wbr>.com</a><br>
<a href="http://intrepid.danplanet.com/mailman/listinfo/chirp_devel" rel="noreferrer" target="_blank">http://intrepid.danplanet.com/<wbr>mailman/listinfo/chirp_devel</a><br>
Developer docs: <a href="http://chirp.danplanet.com/projects/chirp/wiki/Developers" rel="noreferrer" target="_blank">http://chirp.danplanet.com/pro<wbr>jects/chirp/wiki/Developers</a></div></div></blockquote></div><br></div>
______________________________<wbr>_________________<br>chirp_devel mailing list<br><a href="mailto:chirp_devel@intrepid.danplanet.com" target="_blank">chirp_devel@intrepid.<wbr>danplanet.com</a><br><a href="http://intrepid.danplanet.com/mailman/listinfo/chirp_devel" target="_blank">http://intrepid.danplanet.com/<wbr>mailman/listinfo/chirp_devel</a><br>Developer docs: <a href="http://chirp.danplanet.com/projects/chirp/wiki/Developers" target="_blank">http://chirp.danplanet.com/<wbr>projects/chirp/wiki/Developers</a></div></blockquote></div><br></div></div></div></div></blockquote></div><br></div>